 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| Integrated Circuit Systems, Inc. Product Brief M2004-03 Series M0 GND REF_SEL REF_CLK0 REF_CLK1 NC PST Cx VCC * FREQUENCY TRANSLATION PLL SERIES PIN ASSIGNMENT (9 x 9 mm SMT) GENERAL DESCRIPTION The M2004 variants -03, -13, and -23 are VCSO (Voltage Controlled SAW Oscillator) based clock generator PLLs designed for clock frequency translation and jitter attenuation in a high-speed data communications system. The clock multiplication ratio and output divider ratio are pin selectable. Included features are a Loss of Lock (LOL) indicator, a Protection Switch Trigger (PST) input, and a Narrow Bandwidth control input pin (NBW pin). An external capacitor connection (Cx) is also provided for an optional state change timer application. The -13 and -23 device variants add the Hitless Switching with Phase Build-out (HS/PBO) feature. LOL M2 M3 M4 M5 VCC DNC DNC DNC 27 26 25 24 23 22 21 20 19 28 29 30 31 32 33 34 35 36 M2004-X3 (Top View) 18 17 16 15 14 13 12 11 10 MR NBW nFOUT FOUT GND N1 N0 VCC GND FEATURES * Ideal for OC-48/192 data clock * Integrated SAW (surface acoustic wave) delay line * VCSO frequency from 300 to 700MHz ** * Low phase jitter of < 0.5ps rms, typical (12kHz to 20MHz or 50kHz to 80MHz) * Pin-selectable configuration of divider ratios * Loss of Lock (LOL) output, Narrow Bandwidth input (NBW Pin), Protection Switch Trigger (PST) input, and an optional external capacitor connection (Cx) * Hitless Switching with Phase Build-out (HS/PBO) added to the M2004-14 and M2004-24 to enable SONET (GR-253) /SDH (G.813) MTIE and TDEV compliance during reference clock reselection * Reference clock inputs support single-ended LVCMOS, LVTTL * Differential LVPECL output * Industrial temperature available * Single 3.3V power supply * Small 9 x 9 mm SMT (surface mount) package GND GND GND OP_IN nOP_OUT nVC VC OP_OUT nOP_IN Example Input / Output Frequency Combinations Input (MHz) VCSO ** (MHz) Output (MHz) 19.44 77.76 622.08 77.76 311.04 155.52 622.08 Application OC-12 / 48 /192 Device Variants and Corresponding Functions Variant M2004-03 M2004-13 M2004-23 Hitless Switching / Phase Build-out Triggered by Phase Transient Mux Reselection PST Pin no no Yes Yes no 1 2 3 4 5 6 7 8 9 Yes Yes Yes Yes * Series consists of parts numbered M2004-03, -13, and -23. ** Specify VCSO center frequency at time of order. SIMPLIFIED BLOCK DIAGRAM M2004-X3 NBW REF_CLK1 REF_CLK0 REF_SEL LOL LOL Phase Detector PST HS/PBO Control 5 M5:2,M0 2 N1:0 PBO M Divider N Divider FOUT nFOUT 0 VCSO 1 Loop Filter Cx MR M2004-03 Series PB Rev 1.4 M2004-03 Series Frequency Translation PLL Series Revised 13Nov2003 Integrated Circuit Systems, Inc. Communications Modules w w w. i c s t . c o m tel (508) 852-5400 |
Price & Availability of M2004-X3
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |